View MAH1916LB_8306740.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ma1916 1/11 the purpose of the ma1916 is to encode serial data to allow error correction when the data is transmitted over a noisy communication link. as the name suggests, the unit contains two encoding elements. the reed-solomon encoder appends a checksum to a block of data, guarding against burst errors in a message. the convolution encoder continuously creates two code bits for each data bit it receives, increasing the noise immunity by doubling the band width of the message. the unit also contains a test pattern generator which can be connected to check the functionality of the rs encoder and to provide a message timing signal (smc_out). protection against a long error-burst can be increased by interleaving a number of message packets passing through the rs encoder. the ma1916 provides pin selectable interleave depths of 1, 4 or 5. interleave depths of greater than 5 do not significantly improve performance. the ma1916 is designed to conform to the ccsds standard for telemetry 101.0.b.2. it is manufactured in a radiation hard low power cmos technology. this makes it ideal for use in satellite communications systems. the encoder reduces the risk of data corruption and allows the designer to minimize the transmitter power needed to establish an effective communications link. features n radiation hard cmos-sos technology n low power consumption n latch-up free n high seu immunity n ccsds standard rs (255, 223) n selectable interleave depths of 1, 4 or 5 n 5mbit/sec input data rate figure 1: block diagram ma1916 radiation hard reed-solomon & convolution encoder replaces june 1999 version, ds3590 -4.0 ds3590-5.0 january 2000
ma1916 2/11 operation reed-solomon encoder the function of the reed-solomon (rs) encoder is to take a block of 223 bytes of serial data and to append a checksum of 32 bytes. the purpose of the checksum is to allow error correction within the data block. one important feature of the reed-solomon algorithm is that it allows correction of a burst error which corrupts upto 16 consecutive bytes. if a number of messages are interleaved this length can be increased. the ma1916 provides pin selectable interleave depths of 1, 4 or 5 blocks (see table 1), each of 223 bytes. an interleave depth of 5 is the maximum recommended by the ccsds standard. this will allow correction of up to 80 sequencial bytes in a data packet. the rs encoder operates from a clock input clk which must be driven at twice the input data rate. internally clk is divided to give a clock clks which runs at half the frequency. this signal is available as an output and is used to time data into the rs encoder. a high input on smc is used to tell the rs encoder that data to be encoded is present on the msg pin (see figure 2). while smc is high the data on msg is buffered and appears on rse_out as well as being clocked into the encoder. as soon as smc goes low the checksum is clocked out of the encoder onto rse_out. while smc is high the rse_out signal follows the input msg. when smc is low rse_out is produced from the exclusive-or of msg and the checksum signal. for this reason msg must be held low while the encoder outputs the checksum. a gap can be left between successive data packets by holding smc and msg low after the checksum has been sent. alternatively, synchronisation code can be inserted before a data block by holding smc low and placing the code on msg. as soon as smc goes high any further data on msg is assumed to form part of a message and will be encoded accordingly. note: external logic must guarantee the smc is high for the correct period, ie only while 223 x i bytes (i = interleave depth) of data are clocked through. otherwise when smc falls an invalid checksum will be produced. sel_a sel_b interleave smc_out period (bytes) i = depth smc_out = 1 smc_out = 0 0 0 5 5 x 223 5 x 32 0 1 4 4 x 223 4 x 32 1 0 1 1 x 223 1 x 32 1 1 5 5 x 223 5 x 32 i = interleave depths of 1, 4 or 5 sync: if smc is low and no checksum is being output any data on msg will appear on rse_out. this feature can be used to insert a synchronisation sequence before a data block. data: data block 223 x i bytes in length. checksum: the checksum is 32 x i bytes long and appended to the data by the rs encoder. figure 2: reed-solomon encoder operation table 1: interleave length defined by sel_a and sel_b
ma1916 3/11 convolution encoder the convolution encoder generates 2 serial bits of output data for each bit it reads in. the coding operates cyclically over a length of 7 bits. it increases the bandwidth of the signal but establishes a correlation between succesive bits in the output signal. the convolution encoder operates continuously using ce_clk to read data in on ce_in and to write the encoded data to ce_out. if required the output of the reed-solomon encoder can be fed directly into the convolution encoder by connecting rse_out to ce_ in and clks to ce_clk. test generator the ma1916 contains its own built-in test pattern generator, this can be connected to the rs encoder for in service testing. the test generator supplies test patterns and the smc signal according to the inputs on t0-2 (see table 2) and the interleave depth selected using sel_a and sel_b. figure 3 shows the necessary connections for feeding test patterns through both the rs and the convolution encoder. figure 3: test configuration table 2: test pattern on msg_out defined by t0-2 pin description v dd and gnd (power and ground) the ma1916 uses a single power supply of 5v 10%. clk (clock) this input supplies a clock signal to the rs encoder and the test generator. it requires a signal with a nominal 50% duty cycle running at twice the input data rate for the rs encoder. the rising edge of clk is used to generate the internal clks signal which clocks data through the rs encoder. n_rst (reset) this active low signal is a reset supplied to the rs encoder, the test generator and the convolution encoder. it should be noted that the reset does not clear the check sum in the rs encoder and a complete dummy data packet should be run through before valid data is sent. sel_a and sel_b (interleave depth select) these inputs define the interleave depth of a message passing through the rs encoder they also specify the message length to be produced by the test generator (see table 1). the inputs are connected to internal pulldown resistors. t 0-2 (test pattern select) these inputs select the pattern to be produced by the test generator (see table 2). each input is connected to an internal pull-down resistor. t 3 (production test input) this input is used for production testing only it has an internal pull-down resistor and should be left unconnected . msg_out (test message output) this output pin carries the test patterns defined by the inputs to-2 and produced by the test generator. this signal can be connected directly to msg for testing purposes. interleave depth t2 t1 t0 test i = 5 (1115 bytes) i = 4 (892 bytes) i = 1 (223 bytes) 000n/a 0 0 0 1 1 (1, 2, 3, 4, 5) x 223 (1, 2, 3, 4) x 223 (1) x 223 0 1 0 2 (0) x 222 x 5, (0) x 4, (7b) (0) x 222 x 4, (0) x 3, (7b) (0) x 222, 7b 0 1 1 3 (0) x 222 x 5, (7b, af, 99, fa, b7) (0) x 222 x4, (7b, af, 99, fa) (0) x 222, 7b 1 0 0 4 (0) x 221 x 5, (7b) x 5, (47) x 5 (0) x 221 x 4, (7b) x 4, (47) x 4 (0) x 222, 7b other n/a
ma1916 4/11 smc_out (select message or checksum) this output signal is held high while the test generator clocks out a data packet on the msg_out pin. when the packet is complete this signal goes low. it is held low for a period equal to the time required by the rs encoder to send the corresponding checksum. when this is complete the signal goes high and the test generator begins a new data packet. this signal can be connected directly to smc for testing purposes. ready (test data valid) this output is held low during reset and remains low for the first complete cycle of smc_out. ready rises on the second rising edge of smc_out and remains high to indicate the presence of valid data on msg_out. clks (synchronisation clock) this output clock runs at half the speed of the input clock clk. clks remains low after n_rst is raised until smc is raised, smc being captured on the falling edge of clk (timing 4). clks then changes state on the rising edge of each clk cycle regardless of the state of smc. the signal is used to clock data into and out of the rs encoder. msg (message) msg is the data input to the rs encoder. each bit is read in on the rising edge of clks. while the smc signal is high data on the input passes directly to the output rse_out. while smc is low rse_out is the logical xor of the msg input and the output of the check-sum generator. therefore msg must be held low while the rs encoder is clocking out the check sum (see figure 4). smc (select message or checksum) while the smc input is high, data on the msg pin is clocked into the rs encoder. smc is held high for a period dictated by the interleave depth being used (see table 1). when smc falls the rs encoder begins to clock out the checksum for the preceeding data. smc should be held low until the complete checksum has been output. the rising edge of smc indicates the start of a new data block to be encoded. rse_out (reed-solomon encoder output) this signal outputs the completed data packet comprised of the message followed by its associated checksum block. the data is valid on the rising edge of clks. figure 4: reed-solomon encoder st1 (rs encoder output valid) this output is set low during a reset and goes high when sufficient dummy data has been clocked through the rs encoder to clear it (see figure 5). syz (byte rate clock) syz is a byte rate clock output derived from clks. it is high during every eighth period of clks and low at other times. szy (byte rate clock) szy is a byte rate clock output derived from clks. it is low during every eighth period of clks and high at other times. it is the inverse of syz. st2 (production test output) the output is used for production testing and should be left unconnected. test_point (production test output) this output is used for production testing and should be left unconnected. ce_in (convolution encoder data in) this input is used to read data into the convolution encoder. the state of ce_in is read on the rising edge of ce_clk. figure 5: reed-solomon encoder operation smc msg clks st1 n_rst output valid note: st1 rises on the second rising edge of smc following n_rst high. clks starts toggling on the first rising edge of smc following n_rst high.
ma1916 5/11 dc characteristics and ratings parameter min max units supply voltage -0.5 7 v input voltage -0.3 v dd +0.3 v current through any pin -20 +20 ma operating temperature -55 125 c storage temperature -65 150 c ce_clk (convolution encoder clock) the ce_clk input drives the timing of the convolution encoder. data is read in on ce_in on the rising edge of ce_clk and output on ce_out on both the rising and falling edge of ce_clk. note: the output data rate is twice the input data rate. a 50% duty cycle clock is required. if this is provided by the clks output, data can be read directly from rse_out to the ce_in input (see figure 3). ce_out (convolution encoder output) this signal carries the output data from the convolution encoder. the data rate on ce_out is twice that of ce_in. clk_out (clock out) clk_out is a buffered output of the clk input signal. if clks is connected to ce_clk to drive the convolution encoder, ce_out can be captured on the falling edge of clk_out. note: stresses above those listed may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. table 3: absolute maximum ratings symbol parameter conditions min typ max units v dd supply voltage - 4.5 5.0 5.5 v v ih cmos input high voltage v dd = 5.5v 0.8 v dd -v dd v v il cmos input low voltage v dd = 5.5v v ss - 0.2 v dd v v oh cmos output high voltage v dd = 5v, i oh = -1.0ma v dd -0.5 - - v v ol cmos output low voltage v dd = 5v, i ol = 4.0ma - - 0.4 v i il input leakage current v dd = 5.5v, v in = v ss or v dd -10 - 10 m a i pdl input pull-down current v dd = 5.5v, v in = v ss or v dd -20 - 150 m a i dd1 static power supply current v dd = 5.5v - 0.1 2.5 ma i dd2 dynamic power supply current clk = 10mhz, v dd = 5.5v - 3 10 ma notes: 1. v dd = 5v 10%, over full operating temperature range. 2. total dose radiation not exceeding 1x10 5 rads(si) 3. mil-std-883, method 5005, subgroups 1, 2, 3 table 4: dc electrical characteristics ac characteristics no. parameter min. max. units 1 clk hlgh to clks - 25 ns 2 clk high to syz or szy - 30 ns 3 smc hold after clk low 0 - ns 4 smc setup to clk low 30 - ns 5 msg set up to clks high 10 - ns 6 msg hold after clks high 10 - ns 7 msg to rse_out propagation delay - 30 ns 8 clks to rse_out (smc low) - 25 ns 9 clk to clk_out propagation delay - 25 ns 10 ce_in setup to ce_clk hlgh 10 - ns 11 ce_in hold after ce_clk high 10 - ns 12 ce_clk to ce_out - 25 ns 13 clk cycle time 100 - ns table 5: ac electrical characteristics note: mil-std-883, method 5005, subgroups 9, 10, 11
ma1916 6/11 symbol parameter conditions min. typ. max. units c in input capacitance v l = 0v - 3 5 pf c out output capacitance v i/o = 0v - 5 7 pf note: t a = 25 c and f = 1mhz. data obtained by characterisation or analysis; not routinely measured. table 6: capacitance symbol parameter conditions f t functionality v dd = 4.5v - 5.5v, frequency = 1mhz v il = v ss , v ih = v dd , v ol = v oh = v dd /2 temperature = -55 c to +125 c, radiation to 1mrad total dose mil-std-883, method 5005, subgroups 7, 8a, 8b table 7: functionality subgroup definition 1 static characteristics specified in table 4 at +25 c 2 static characteristics specified in table 4 at +125 c 3 static characteristics specified in table 4 at -55 c 7 functional characteristics specified in table 7 at +25 c 8a functional characteristics specified in table 7 at +125 c 8b functional characteristics specified in table 7 at -55 c 9 switching characteristics specified in table 5 at +25 c 10 switching characteristics specified in table 5 at +125 c 11 switching characteristics specified in table 5 at -55 c table 8: definition of subgroups
ma1916 7/11 timing diagrams note: bytes of msg labelled 0 to 222 x i bytes of rse_out labelled 0 to 254 x i bits labelled 0 to 7 i = interleave depth of 1, 4 or 5 * user can capture rse_out on rising edge of clks figure 6: rs encoder timings * notes: 1. if ce_clk is driven by clks, the user can capture ce_out on the falling edge of clk_out. 2. arrows show which o/p bits correspond to which i/p bit. see note 2 figure 7: convolution encoder timings
ma1916 8/11 figure 8: 28-lead ceramic dil (solder seal) - package style c outlines and pin assignments ref millimetres inches min. nom. max. min. nom. max. a - - 5.715 - - 0.225 a1 0.38 - 1.53 0.015 - 0.060 b 0.35 - 0.59 0.014 - 0.023 c 0.20 - 0.36 0.008 - 0.014 d - - 36.02 - - 1.418 e - 2.54 typ. - - 0.100 typ. - e1 - 15.24 typ. - - 0.600 typ. - h 4.71 - 5.38 0.185 - 0.212 me - - 15.90 - - 0.626 z - - 1.27 - - 0.050 w - - 1.53 - - 0.060 xg404 d w a e b z h a 1 15 m e c e 1 seating plane 1 14 28 15 top view
ma1916 9/11 figure 9: 28-lead ceramic flatpack (solder seal) - package style f ref millimetres inches min. nom. max. min. nom. max. a - - 3.18 - - 0.125 q 0.66 - - 0.026 - - b 0.38 - 0.48 0.015 - 0.019 c 0.10 - 0.18 0.004 - 0.007 d 18.08 - 18.49 0.712 - 0.728 e - 1.27 - - 0.050 - l 7.62 - 9.91 0.300 - 0.390 m 12.50 - 12.09 0.492 - 0.508 xg530 m b e d l a q c pin 1 z m e
ma1916 10/11 figure 10: flatpack pinout 1t2 2t1 3 ce_clks 4 ce_in 5 ce_out 6 test_point 7 n/c 8 st1 9 gnd 10 sel_a 11 stz 12 sel_b 13 szy 14 n_rst 28 msg_out 27 clk_out 26 smc 25 rse_out 24 syz 23 t3 22 clks 21 vdd 20 n/c 19 t0 18 msg 17 clk 16 ready 15 smc_out bottom view radiation tolerance total dose radiation testing for product procured to guaranteed total dose radiation levels, each wafer lot will be approved when all sample devices from each lot pass the total dose radiation test. the sample devices will be subjected to the total dose radiation level (cobalt-60 source), defined by the ordering code, and must continue to meet the electrical parameters specified in the data sheet. electrical tests, pre and post irradiation, will be read and recorded. dynex semiconductor can provide radiation testing compliant with mil-std-883 test method 1019, ionizing radiation (total dose). total dose (function to specification)* 1x10 5 rad(si) transient upset (stored data loss) 5x10 10 rad(si)/sec transient upset (survivability) >1x10 12 rad(si)/sec neutron hardness (function to specification) >1x10 15 n/cm 2 single event upset** <1x10 -10 errors/bit day latch up not possible * other total dose radiation levels available on request ** worst case galactic cosmic ray upset - interplanetary/high altitude orbit table 9: radiation hardness parameters
ma1916 11/11 unique circuit designator s r q h radiation hard processing 100 krads (si) guaranteed 300 krads (si) guaranteed 1000 krads (si) guaranteed radiation tolerance c f l ceramic dil (solder seal) flatpack (solder seal) leadless chip carrier package type qa/qci process (see section 9 part 4) test process (see section 9 part 3) assembly process (see section 9 part 2) l c d e b s rel 0 rel 1 rel 2 rel 3/4/5/stack class b class s reliability level max1916xxxxx for details of reliability, qa/qc, test and assembly options, see manufacturing capability and quality assurance standards section 9. ordering information customer service centres france, benelux, italy and spain tel: +33 (0)1 69 18 90 00. fax: +33 (0)1 64 46 54 50 north america tel: 011-800-5554-5554. fax: 011-800-5444-5444 uk, germany, scandinavia & rest of world tel: +44 (0)1522 500500. fax: +44 (0)1522 500020 sales offices france, benelux, italy and spain tel: +33 (0)1 69 18 90 00. fax: +33 (0)1 64 46 54 50 germany tel: 07351 827723 north america tel: (613) 723-7035. fax: (613) 723-1518. toll free: 1.888.33.dynex (39639) / tel: (831) 440-1988. fax: (831) 440-1989 / tel: (949) 733-3005. fax: (949) 733-2986. uk, germany, scandinavia & rest of world tel: +44 (0)1522 500500. fax: +44 (0)1522 500020 these offices are supported by representatives and distributors in many countries world-wide. ? dynex semiconductor 2000 publication no. ds3590-5 issue no. 5.0 january 2000 technical documentation C not for resale. printed in united kingdom headquarters operations dynex semiconductor ltd doddington road, lincoln. lincolnshire. ln6 3lf. united kingdom. tel: 00-44-(0)1522-500500 fax: 00-44-(0)1522-500550 dynex power inc. unit 7 - 58 antares drive, nepean, ontario, canada k2e 7w6. tel: 613.723.7035 fax: 613.723.1518 toll free: 1.888.33.dynex (39639) this publication is issued to provide information only which (unless agreed by the company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. no warranty or guarantee express or implied is made regard ing the capability, performance or suitability of any product or service. the company reserves the right to alter without prior notice the specification, design or price of any product or service. information con cerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. it is the user's responsibility to f ully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. these products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. all products and materials are sold and services provided subject to the company's conditions of sale, w hich are available on request. all brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respec tive owners. http://www.dynexsemi.com e-mail: power_solutions@dynexsemi.com datasheet annotations: dynex semiconductor annotate datasheets in the top right hard corner of the front page, to indicate product status. the annota tions are as follows:- target information: this is the most tentative form of information and represents a very preliminary specification. no actual design work on the product has been started. preliminary information: the product is in design and development. the datasheet represents the product as it is understood but details may change. advance information: the product design is complete and final characterisation for volume production is well in hand. no annotation: the product parameters are fixed and the product is available to datasheet specification.

▲Up To Search▲

Price & Availability of MAH1916LB

	To Download MAH1916LB Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .